Abstract -This work presents a PC-based freeware CAD environment to design and tape out VLSI microelectronic circuits, starting from schematic capture all the way to a foundry compatible GDS II database. These free tools will help more Malaysian universities to set up low cost VLSI CAD laboratories and tape out circuits using Silterra's University Program. This will help grow local IC design culture and skills. FreeVLSI uses common freeware CAD tools: 5SPICE, LASI, and WinSPICE, and some custom scripts to interface between these tools. Currently FreeVLSI is able to cater to full custom design flow from schematic capture to circuit layout. skills. FreeVLSI is currently capable of accommodating full custom ASIC design flow.
skills. FreeVLSI is currently capable of accommodating full custom ASIC design flow.
Three different types of circuits (MOSFET I-V characterizations, digital and analog) have been simulated using FreeVLSI and commercial tools. Comparisons have been made with the actual silicon data. Silterra 0.1 8pm CMOS SPICE models were used in all simulations. II. DESCRIPTION OF FRAMEWORK PROPOSED Figure 1 proposed to design flow:
shows the freeware components accomplish FreeVLSI Full Custom
I. INTRODUCTION
Electronics manufacturing is one of the most important industries in Malaysia. Recently, cheap labor from other countries has prompted Malaysia to try to move up the value chain to chip design, following the Taiwan model. It is crucial to develop manpower with the IC design skills early at universities undergraduate level to achieve the objective.
In Malaysia, Silterra has offered a university program that allows university researchers to fabricate their designs at no cost, similar to [1] and [2] . The chips are designed and simulated using costly commercial design tools. We attempt one step further, by designing free tools to design chips employing Silterra technology. Single Phase Clock) D flip flop circuit is simulated using both Eldo and WinSPICE. AC analysis, which is a common analysis performed by designers is also compared. Again both simulators give nearly identical results as shown in Figure 11 
